UPB Bildmarke
Computer Engineering
Contact
  • Deutsch
  • English
  • 6th Workshop on Self-Awareness in Cyber-Physical Systems (WORKSHOP WAS CANCELLED!)
    • Open Page "Teaching"
      • Open Page "Courses"
        • Open Page "SS 2025"
        • Eingebettete Systeme
        • Open Page "WS 2024/25"
        • Projektmanagement
        • Reconfigurable Computing
        • Systementwurf-Teamprojekt
        • Open Page "SS 2024"
        • Digitaltechnik
        • Eingebettete Systeme
    • Theses
      • Open Page "Project Groups"
      • WiFiSense
      • AutonomROS: Autonomous Car Swarm with Hardware-accelerated ROS Programming
      • CIRCA: An Approximate Computing Tool Flow
      • PG EML2
      • PG EML
      • High Performance Embedded Prosthetics Controller
      • PG ReCoTroy
      • Soundgates – Interactive Music Synthesis on FPGAs
      • Open Page "Sys­te­m­ent­wurfs-Team­pro­jekte"
      • FPGA-basiertes System zur Erkennung von Gebärdensprache
      • Approximate Computing: The design of intentionally incorrect digital hardware
      • Automatisierte Anwendungsanalyse für heterogene Rechnerknoten
    • Prak­ti­kum Mi­kro­con­trol­ler und In­ter­face-Elek­tro­nik
    • Teaching Statement
    • Open Page "Research"
    • Research Mission
    • Publications
    • Open Source Projekte
  1. Faculty of Computer Science, Electrical Engineering and Mathematics
  2. Institute of Computer Science
  3. Computer Engineering Group
  4. News

News

Back to the news list

Best Pa­per Award at Re­Con­Fig

19.12.2014

Share post on:

  • Share on Instagram
  • Teilen auf Twitter
  • Teilen auf Facebook
  • Teilen auf Xing
  • Teilen auf LinkedIn
  • Teilen über E-Mail
  • Link kopieren

Gavin Vaz, Heinrich Riebler, Tobias Kenter and Christian Plessl received the best paper award for their paper “Deferring Accelerator Offloading Decisions to Application Runtime” at the International Conference on Reconfigurable Computing and FPGAs (ReConFig) in Cancun, Mexico.

In this paper, they have challenged the traditional HW/SW codesign approach to decide at compile time which computational expensive parts of an applications are offloaded to accelerators. The studies in the paper have shown that significant performance advantages can be gained, if the offloading decision is deferred to runtime, when more information about the properties of the hotspot are known to balance communication overheads with the expected speedup of the hotspot. An analysis of embedded and general performance workload has shown, that this method is widely applicable.

Further information can be found in the paper:
G. Vaz, H. Riebler, T. Kenter, and C. Plessl. Deferring accelerator offloading decisions to application runtime. In Proc. Int. Conf. on ReConFigurable Computing and FPGAs (ReConFig). IEEE Computer Society, Dec. 2014.

Computer Engineering

Warburger Str. 100
33098 Paderborn
Germany

Universität Paderborn

Warburger Str. 100
33098 Paderborn
Germany

Phone University

+49 5251 60-0
Legal notice
  • Imprint
  • Data privacy
  • Whistleblower system
Social networks